Abstract -This paper describes influence real semiconductor devices, commutation strategies, modulation period selection and switch on resp. switch off times on output voltage of matrix converter. Methods for decreasing of the influence are mentioned in the paper too.
INTRODUCTION
The origin of the Matrix Converter dates back to 1970s. Since that time many different topologies were labeled as "Matrix Converter" [1] , [2] . Hence, in this paper, the label Matrix Converter (MC) will be used for symmetrical 3x3 topology. The matrix converter is in general formed by the array of 9 bidirectional switches, that enable instant connection of arbitrary input phase to arbitrary output terminal. That means that matrix converter doesn't have DC link, which is often bulky. The output voltage is produced by direct switching of voltage from input phases to output phases. To the advantages of the matrix converter compared to common frequency converter belongs: power factor regulation; ability operate in all four quadrants; high voltage regulation dynamics; sinusoidal consumption of input currents; nearly sinusoidal output voltage waveform, with low harmonic content and high efficiency. The main disadvantages include: increased number of semiconductor devices, a complicated regulation algorithm, and output voltage amplitude is limited by 86,6% voltage amplitude on the input due to the DC link absence [1] , [3] , [4] . (Fig. 1) belongs to the most spread ones.
II. MODULATION STRATEGY
Compared to indirect frequency converter the matrix converter produces the voltage on its output by direct switching of particular suitable voltage from input of the converter. Moreover the absence of the DC link influences naturally behavior of the matrix converter and places some restrictions of switching procedure. Because on the input of the matrix converter is usually filter with capacitor, it can be considered as voltage source, therefore none of the input phases shall be shortcircuited anytime. When the load connected to the output of the converter has inductive character none of the output phases of the converter can be disconnected [2] , [5] .
With respect to these restrictions several modulation strategies has been developed [5] [6] [7] [8] [9] . The most relevant modulation and control strategies for the matrix converter are summarized in [5] . One of them is so called indirect space vector modulation (ISVM) that was proposed by Huber and Borojevic [9] . The ISVM strategy splits the converter into two virtual parts according to the function that they perform. The aim of the converter's input part is to direct required current into the virtual DC link. The required voltage from the virtual DC link is then produced by virtual voltage source inverter (VSI) in same way as common VSI does. The switched voltage vectors are selected from the most suitable space vectors available for both parts (see Fig. 2 ). Modulation of the virtual inverter is generated as two nearest active voltage vectors and zero vector. Duty times dα and dβ correspond to both active vectors. The output voltage vector equation is
The input current reference vector can be generated analogously as voltage reference vector combining two adjacent active current vectors and zero vector. The final duty times can be now obtained as simple fusion of input and output duty times [5] , [10] .
where ΘU is angle of required voltage vector in the particular sector and mU is modulation index of the output voltage. The dγ and dδ represents duty times of both active vectors, ΘI is angle of generated voltage vector within the current sector ( Fig. 2 ) and mI is modulation index. For the rest of the switching period zero vector is switched on. Different sequences of the duty times can optimize switching of the converter from the point of power losses, harmonics content. Because switching is source of power losses in converter it is good to optimize number of necessary transistor switching. From (2) follows that one switching period is realized by 4 active vectors and one zero vector. The sequence of switching of the vectors can be used as optimization (see Fig. 3 ). This optimization can be even refined by translation of switching sequences in two following periods (see Fig. 4 ).
[10] 
A. Maximal Switching Frequency
For the indirect frequency converter means switching period usually period of PWM generator, during this period is performed one switch on and switch off of the IGBT. For the MC with ISVM strategy is switching period time interval that is required for realization of the whole ISVM sequence. It has been already mentioned that switching sequence can be used for optimization of number of required switching of bidirectional switches.
B. Dead Time
For the inverter is dead time necessary time delay between switch off of one transistor and switch on of second transistor in one leg. This time delay protects inverter against DC link short circuit. Matrix converter doesn't contain DC link, but it has filter on its input, that usually contain capacitor. Connection of two output phases to one input phase will produce shortcircuit between phases. In Fig. 5 is depicted situation where has bad commutation sequence caused shortcircuit between phases. Therefore dead time should be added into matrix converter commutation strategy too. 
C. Minimal Switching Times
IGBT in bidirectional switch doesn't change its impedance instantly. There is required minimal switching time to flood the structure with electrons. This time must be ensured to preform correct switching off procedure. For the common inverter minimal switch on resp. switch off time limit minimal resp. maximal reference for the modulator. When utilizing the indirect space vector modulation the situation is more complicated, because of the bidirectional switches. It means that minimal switching time for the bidirectional switch is time when the whole commutation is finished. For the four step commutation strategy this leads to minimally one switch off time and 3 dead times [11] . This situation is schematically depicted in Fig. 6 . Where are shown four steps of commutation process for current flow transfer from phase R to phase S [10] . Three bidirectional switches corresponding to the output phase A are depicted in Fig. 6 with the gate signals for the transistors. Before the procedure starts SAR1 and SAR2 are on and SAR1 conducts current. The commutation procedure starts at t1 when nonconducting switch SAR2 is switched off. Next step is performed in t2 when switch SAS1 that conducts in direction of iA in the next phase is switched on. In t3 the presently conducting switch SAR1 is turned off. The commutation is finished in t4 when the non-conducting transistor of the bidirectional switch SAS is switched on. The instant of the current commutation presented in Fig. 6 depends on the polarity of the line to line voltage uRS. If the uRS > 0 then the commutation occurs at t3 otherwise the commutation occurs at t2. When the commutation appears at the t3 the turn off of SAR1 is hard turn off and other switching are soft, because the positive uRS is held by non-conducting anti parallel diode of SAR1. According to (2) 4 active vectors are switched during one modulation period. Minimal switch on resp. off time cause that modulator can't generate arbitrary voltage resp. current vectors. In order to reach the minimum switching time, it is possible to use solution known from the indirect frequency converterrequired switching shorter than the minimum switching time will be extended. This can be further soften, so that the extension occurs only if the duty cycle is greater than half the minimum switching time. Otherwise the switching is not realized. In both cases respecting of the time minimal switching time introduces inaccuracies in output voltage. This situation is depicted in Fig. 7 . Areas where are active minimal switching time correction for the virtual inverter part are depicted in polar chart. The virtual inverter part was driven to switch voltage space vector rotating with frequency 20 Hz and different modulation indexes. For the legibility Fig. 7 show only corrected voltage vectors, the "normally" switched voltage vectors are neglected. Fig. 7 is obvious that minimal switch on time and dead time influence accuracy of generated voltage close to the boundaries of the sectors, where the switching times are very short. Moreover dead time has to be generated for the zero voltage vector too. The influence of the protection times on the generated voltage vector can be expressed by Figure 7 . Visualization of minimal switching time correction
From the
Where tmin is minimal switching time for the matrix converter and Ts is switching period. From the (3) is obvious that ratio between minimal switching time and sample time influence the maximum of the output voltage. Dead time for the IGBT used in matrix converter was set to be tmin = 8μs, modulation period is TS = 144μs. From (3) follows that theoretical transfer ratio 0,866 will be further reduced to 0,77. Reduction of the modulation period will increase transfer ratio of the matrix converter, but it will also lead to increase of the generated voltage error. Measurement is shown in Fig. 8 . 
IV. ESTIMATION OF THE OUTPUT VOLTAGE
Accurate information about the output voltage isn't important for the function of the converter itself, but the accuracy is essential for control strategies of the IM fed by the converter. That is why the estimation algorithm for backward calculation of the converter's output voltage was implemented. Based on the knowledge of the knowledge about duty cycles of particular input voltage vectors it can be estimated as
where u2eα a u2eβ are α-β components of the estimated output voltage in given sector, tγα, tδα, tγβ, tδβ are switching times of the given switching vector, TS is switching period, and u uγα, uδα, uγβ, uδβ are the immediate values of the virtual DC link voltage for given switching combinations. Estimated value of the output voltage in α−β coordinates is in Fig.9 . Figs. 10 -11 show comparison of required value, estimated value and measured value on converter's output. Precision of the estimation can be further increased by compensation of commutation. This can be done by subtracting of commutation time from the active vectors.
V. CONCLUSION
The article describes matrix converter topology and indirect space vector modulation strategy used for output voltage synthetization. Influence of real semiconductor devices on the generated output voltage was theoretically and practically evaluated. Methods to neglect influence of the real devices were presented. Even static compensation of commutation influence gives very promising outputs.
